



RFLM-102202HC-290

L Band Medium Power Limiter Module

Features:

- Frequency Range: 1.0 to 2.0 GHz
- High Average Power Handling: +47 dBm
- High Peak Power Handling: +53 dBm
- Low Insertion Loss: <0.70 dB
- Low Flat Leakage Power: >17 dBm
- Low Spike Energy Leakage: <0.3 ergs
- Package: 8mm x 5mm x 2.5mm
- Optional DC Coupling Capacitors
- No external control lines or power supply required
- RoHS Compliant

Description:

The RFLM-102202HC-290 SMT Silicon PIN Diode Limiter Module offer both High Power CW and Peak protection in the L-Band frequency range. It is based on a proven hybrid assembly technique utilized extensively in high reliability, mission critical applications. The RFLM102202HC-290 offers excellent thermal characteristics in a compact, low profile 8mm x 5mm x 2.5mm package. The RFLM-102202HC-290 is designed for optimal small signal insertion loss permitting extremely low receiver noise figure while simultaneously offering excellent large input signal Flat Leakage for effective receiver protection in the L Band frequency range.

The limiter RF circuit characteristics provide outstanding passive receiver protection (always on) which protects against High Average Power up to 50W (+47 dBm), High Peak Power up to 200W (+53 dBm) pulsed at 20 usec pulse width, 1% duty cycle, maintains low flat leakage to less than +17 dBm, and reduces Spike Leakage to less than 0.3 ergs.

ESD and Moisture Sensitivity Rating


The RFLM102202HC-290 Limiter Module carries a Class 0 ESD rating (HBM) and an MSL 1 moisture rating.

Thermal Management Features

The RFLM-102202HC-290 based substrate has been designed to offer superior long term reliability in the customer's application by utilizing ultra-thin Au plating to combat Au embrittlement concerns. Also, a proprietary design methodology has minimized the thermal resistance from the PIN Diode junction to base plate (R_{THJ-A}) to

less than 25°C/W. The two stage limiter design employs a second stage Schottky and quarter wavelength spacer detector circuit which permits ultra-fast turn on of the High Power PIN Diodes. This circuit topology couple with the thermal characteristic of the substrate design enables reliably handling High Input RF Power up to 50 dBm CW and RF Peak Power levels up to 53 dBm (20 uSec pulse width @ 1% duty cycle with base plate temperature at 85°C).

RFLM-102202HC-290 Limiter Module Schematic - with RF Input & Output Coupling Capacitors



Absolute Maximum Ratings

@ Zo=50Ω, TA= +25°C as measured on the base ground surface of the device.

Parameter	Conditions	Absolute Maximum Value
Operating Temperature		-65°C to 150°C
Storage Temperature		-65°C to 150°C
Junction Temperature		175°C
Assembly Temperature	T = 30 seconds	260°C
RF Peak Incident Power	T _{CASE} =85°C, source and load VSWR < 1.2, RF Pulse width = 20 usec, duty cycle = 1%, derated linearly to 0 W at T _{CASE} =150°C (See note 1)	53 dBm
RF CW Incident Power		47 dBm
θ _{JC} Thermal Resistance		25°C/W
RF Input & Output DC Block Capacitor Voltage Breakdown		100 V DC

Note 1: T_{CASE} is defined as the temperature of the bottom ground surface of the device.

RFLM102202HC-290 Electrical Specifications


@ $Z_0=50\Omega$, $T_A= +25^\circ\text{C}$ as measured on the base ground surface of the device.

Parameters	Symbol	Test Conditions	Min Value	Typ Value	Max Value	Units
Frequency	F	$0.8\text{ GHz} \leq F \leq 2.5\text{ GHz}$	0.8		2.5	GHz
Insertion Loss	IL	$0.8\text{ GHz} \leq F \leq 2.5\text{ GHz}$, $P_{in}= 0\text{ dBm}$			0.7	dB
Insertion Loss Rate of Change vs Operating Temperature	ΔIL	$0.8\text{ GHz} \leq F \leq 2.5\text{ GHz}$, $P_{in} \leq -10\text{ dBm}$		0.0025		dB/ $^\circ\text{C}$
Return Loss	RL	$1\text{ GHz} \leq F \leq 2\text{ GHz}$, $P_{in}= 0\text{ dBm}$	15			dB
Input 1 dB Compression Point	$\text{IP}_{1\text{dB}}$	$1\text{ GHz} \leq F \leq 2\text{ GHz}$		8		dBm
2 nd Harmonic	$2F_o$	$P_{in}= 0\text{ dBm}$, $F_o= 2.0\text{ GHz}$	45			dBc
Peak Incident Power	$P_{inc(PK)}$	RF Pulse = 20 usec, duty cycle = 1%, $t_{rise} \leq 2\text{ us}$, $t_{fall} \leq 2\text{ usec}$			54	dBm
CW Incident Power	$P_{inc(CW)}$	$1\text{ GHz} \leq F \leq 2\text{ GHz}$			48	dBm
Flat Leakage	FL	$P_{in} = 60\text{ dBm}$, RF Pulse width = 20 us, duty cycle = 1%, $t_{rise} \leq 2\text{ us}$, $t_{fall} \leq 2\text{ us}$		17		dBm
Spike Leakage	SL	$P_{in} = 60\text{ dBm}$, RF Pulse width = 20 us, duty cycle = 1%		0.3		erg
Recovery Time	T_R	50% falling edge of RF Pulse to 1 dB IL, $P_{in} = 53\text{ dBm}$ peak, RF PW = 20 us, duty cycle = 1%, $t_{rise} \leq 2\text{ us}$, $t_{fall} \leq 1\text{ usec}$		3		usec


RFLM-102202HC-290 Typical Performance

$Z_0 = 50\Omega$, $T_{CASE} = 25^\circ\text{C}$, $P_{IN} = -20\text{ dBm}$ as measured on the Ground Plane of the device.


RFLM-102202HC-290 Insertion Loss vs Frequency



RFLM-102202HC-290 Return Loss vs Frequency



RFLM-102202HC-301 Pout vs Pin (PW=10 us, DC=1%, F=2 GHz)




Assembly Instructions


The RFLM-102202HC-290 may be attached to the printed circuit card using solder reflow procedures using either RoHS or Sn63/ Pb37 type solders per the Table and Temperature Profile Graph shown below:

Profile Parameter	Sn-Pb Assembly Technique	RoHS Assembly Technique
Average ramp-up rate (T_L to T_P)	3°C/sec (max)	3°C/sec (max)
Preheat Temp Min (T_{smin}) Temp Max (T_{smax}) Time (min to max) (t_s)	100°C 150°C 60 – 120 sec	100°C 150°C 60 – 120 sec
T_{smax} to T_L Ramp up Rate		3°C/sec (max)
Peak Temp (T_P)	225°C +0°C / -5°C	260°C +0°C / -5°C
Time within 5°C of Actual Peak Temp (T_P)	10 to 30 sec	20 to 40 sec
Time Maintained Above: Temp (T_L) Time (t_L)	183°C 60 to 150 sec	217°C 60 to 150 sec
Ramp Down Rate	6°C/sec (max)	6°C/sec (max)
Time 25°C to T_P	6 minutes (max)	8 minutes (max)


Solder Re-Flow Time-Temperature Profile



Pin Out



RFLM-102202HC-290 Limiter Module Package Outline Drawing




Notes:

- 1) Metalized area on backside is the RF, DC and Thermal ground. In user's end application this surface temperature must be managed to meet the power handling requirements.
- 2) Back side metallization is thin Au termination plating to combat Au embrittlement (15 u in typ Au plated over Ti-Pd).


Thermal Design Considerations:

The design of the RFLM-102202HC-290 Limiter Module permits the maximum efficiency in thermal management of the PIN Diodes while maintaining extremely high reliability. Optimum Limiter performance and reliability of the device can be achieved by the maintaining the base ground surface temperature to less than 85°C.

There must be a minimal thermal and electrical resistance between the limiter and ground. Adequate thermal management is required to maintain a T_{jc} below +175°C and thereby avoiding adversely affecting the semiconductor reliability. Special care must be taken to assure that minimal voiding occurs in the solder connection in the areas shade in red in the figure shown below.



Recommended RF Circuit Solder Footprint for the RFLM102202HC-290



Notes:

- 1) Recommended PCB material is rogers 4350, 10 mils thick.
- 2) Hatched area is RF, DC and Thermal Ground. Vias should be solid Cu filled and Au plated for optimal heat transfer from backside of Limiter Module through circuit vias to thermal ground.

Part Number Ordering Detail:

The RFLM-102202HC-290 Limiter Module is available in the following formats:

Part Number	Description	Packaging
RFLM-102202HC-290	L-Band Limiter, with DC Blocking Caps	Gel-Pack
RFLM-102202HC-290 SS EVB	RFLM-102202HC-290 Small Signal Evaluation Board	Box
RFLM-102202HC-290 HP EVB	RFLM-102202HC-290 High Power Evaluation Board	Box